The Si epitaxial growth layer on active region was selectively formed under the low temperature condition from 550 to 620"C without convenrional SEG and UHV-CVD sysrem. This technology was achieved using the low temperature "contamination-restrained LoadLock LPCVD" system and selective etching. The full-flat elevated sourc eldrain (E-S/D) structure was realized on the condition of deposition at 600oC and additional rapid thermal annealing (RTA) ar 1000"C in N2 for 30sec.
INTRODUCTION
The need for the formation of ultra shallow junctions in transistor S/D is increasingly enhanced to prevent the short channel effect in future deep submicron ULSL To attain this purpose, elevared source/drain (E-S/D) structures have been proposedl)-2). Selective epitaxial growth (SeC)li-S) ' and an ultrahigh vacuum (UHV) CVD5)-6) techniques are one of the most promising candidate ro form this structure. In the conventional SEG system, epitaxial Si (epi-Si) growth process has been employed a high temperature condition of above 850oC, and a high temperature pre-deposition annealing (above 1000"C) has been used to deoxidize a natural oxide using a large amount of H2 gas. Therefore, the machine dimension of SEG system becomes very large because of the necessity of aHZ exhaust gas treatment system.
Furthermore, it is difficult to control faceting in the SEG-S/D edges. The facet obsrrucrs the formation of shallow junctions.
In order to realize the full-flar facet-free E-S/D structure, we developed a novel epi-Si growth technique without a HZ gas and UHV-CVD by using the "contamination-restrained Load-Lock (LIL) LPCVD" system. Figure I shows the cross-sectional schematics for novel fabrication procedure of E-S/D structure.
EXPERIMENTAL
Using the contaminarion-restrained LlL LPCVD system, an epi-Si layer on active region and an amorphous (a-Si) or poly-Si layer on SiO2 region were deposited. Subsequenrly, selective etching for the a-Si or poly-Si layer was performed by HNO3, CHICOOH and HF-based solution. Figure 2 shows the "contamination-restrained Load-Lock LPCVD,' system used in this study. Wafers Figure 4 shows an oblique-directional-SEM micrograph of Si layer deposited by LIL LPCVD system ai 620'C. By using this system, the epi-Si liyer was able to grow on S/D regions. However, it wls observed the facets at the gate spacer edges after selective etching, as shown in Fig.S . In order to fabricate the full-flat E-S/D structure, a growth mechanism of epi-Si around the gate spacer was investigated by changing the deposition temperature. Figure 6 shows the cross-secdonal SEM micrographs of-Si layers deposited from 550 to 620"C. In order to clear the boundary between a-Si or poly-Si and epi-Si layers, a cross section of each sample was^etched lightly by delineation etchant. The states of Si films on the SiO2, at gate spacer edge and on Si regions at each temperature were shown in Fig.7 . At the temperature range from 550 to 570oC, the a-Si was deposited on SiO2 region, and a mono-crystalline Si grew epitaxialy on active region. In the gate spacer area, the epi-Si grew laterally over the gate spacer. However, an issue of faceting was not solved. At the rcmperature of 580"C which is a critical temperature to ihange from a-Si to poly-Si on SiO2, a subgrain boundary was observed between the region "a" and "b" in the gate spacer area. At the temperature range from 590 t-o 620oC, a poly-Si was deposited on SiO2 region, and a mono-crystalline Si grew epitaxialy on aciive region. In the gate spacer area, epi-S! did not grow taterally due to the growth of thermally stable poty-Si. However, triangle region "c" was observed insiead of the lateral overgrowth region of epi-Si. In particular, the region rrc, with high _delineation etching rate was clearly observed at 600oC. It is considLred that the formation of region "c" strongly concerns with the stress from poly-Si and epi-Si layers.
If the region 'rc, changes into the monocrystalline Si, the E-S/D can be realized as a full-flat. 
